A multi-mode signature analyzer for analog and mixed circuits by Renovell, Michel et al.
HAL Id: hal-01399998
https://hal.archives-ouvertes.fr/hal-01399998
Submitted on 5 Sep 2019
HAL is a multi-disciplinary open access
archive for the deposit and dissemination of sci-
entific research documents, whether they are pub-
lished or not. The documents may come from
teaching and research institutions in France or
abroad, or from public or private research centers.
L’archive ouverte pluridisciplinaire HAL, est
destinée au dépôt et à la diffusion de documents
scientifiques de niveau recherche, publiés ou non,
émanant des établissements d’enseignement et de
recherche français ou étrangers, des laboratoires
publics ou privés.
Distributed under a Creative Commons Attribution - NonCommercial| 4.0 International
License
A multi-mode signature analyzer for analog and mixed
circuits
Michel Renovell, Marcelo Lubaszewski, S. Mir, Florence Azaïs, Yves Bertrand
To cite this version:
Michel Renovell, Marcelo Lubaszewski, S. Mir, Florence Azaïs, Yves Bertrand. A multi-mode signature
analyzer for analog and mixed circuits. VLSI: Integrated Systems on Silicon, Aug 1997, Gramado,
Brazil. pp.65-76, ￿10.1007/978-0-387-35311-1_6￿. ￿hal-01399998￿
6 
A Multi-Mode Signature Analyzer for 
Analog and Mixed Circuits 
M. Renove/11 M. Lubaszewske S. Mir F. Azais1 Y. Bertrand1 
1: LIRMM-UM2 161 Rue Ada Universite de Monrpellier II 34392 
Montpellier Cedex France Tel: (33 )467418523 
renovell@lirnunfr 
2: DELET!UFRGS Av Osvaldo Aranha esq. Sarmento Leite 103 
90035-190 Porto-Allegre Brazil Te/:(55)513163140 
luba@iee.ufrgs .br 
3: CNM(CSIC) Av R. Mercedes Universidad de Sevilla 41012 Sevilla 
Spain Tel:(34)54623811 
mir@cnm.us .es 
Abstract 
In this paper a multi-mode signature analyser is proposed to be built into analog 
and mixed-signal integrated circuits. The analyser circuitry is based on analog 
integrators and can perform transient (with one integrator) and frequency (with two 
integrators) response compaction. The area overhead incurred can be very low, since 
the same signature analyser can be shared by several analog macros. Besides that, 
whenever integrators are available on-chip for functional purposes, they can be 
shared with the testing circuitry. Experiments carried on a Sallen-Key (transient 
response compaction) and on a biquad filter (frequency response compaction) 
showed that a very high coverage of catastrophic and pammetric faults can be 
obtained by using the proposed multi-mode signature analyser. 
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1. INTRODUCTION 
With the advances on analog-digital integrated circuits, faster and more complex test 
equipments are required to meet ever more severe test specifiations. An attractive 
alternative to simplify the test equipment is to move some or all of the tester 
functions onto the chip itself. The use of Built-In-Self-Test for high volume 
production of mixed signal ICs is desirable to reduce the cost per chip during 
production-time testing by the manufacturers. In addition, it helps to perform 
diagnosis in the field. 
In the past few years, many published papers have been concerned with the 
definition of DFf techniques, but few papers are concerned with the 
implementation of self-test capabilities [Alqutayri, 92-Vazquez, 95]. The 
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implementation of self-test capabilities implies the use of either on-chip Test 
Pattern Generators (TPGs) or Output Response Analyzers (ORAs) or both. In cme 
of analog or mixed integrated circuits, two types of Output Response Analyzers can 
be defmed: Analyzers dedicated to multi-frequency response compaction called 
multi-frequency ORA and analyzers dedicated to transient response compaction 
called transient ORA. 
In a mixed circuit, the response compaction can be performed either on a digital 
signal after analog to digital conversion {Nagi, 94] or directly on the analog signal. 
This paper deals with purely analog module that does not require analog to digital 
conversion. So, considering purely analog modules, only one proposition of 
frequential ORA has been published [Lubaszewski, 96]. And in the same way, only 
one proposition of transient ORA has been published [Renove11, 96]. The objective 
of this paper is to propose a purely analog Multi-Mode Signature Analyzer 
(MMSA) able to perform both multi-frequency and transient output response 
compaction. The ability of perfonning on-chip both multi-frequency and transient 
response compaction allows to take advantage of the complementarity of the two 
test approaches. 
2. THE MULTI-MODE SIGNATURE ANALYZER 
The analog Multi-Mode Signature Analyzer we propose is based on the use of two 
cascaded follower-integrators which can implement the transparent function or the 
integration function. Each follower-integrator is built from a configurable op-amp 
that has been proposed simultaneously by different authors [Renovell,95 - Vazquez, 
95] . The basic principle of the configurable op-amp is given in figure 1 . 
In-
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Figure 1 The configurable OPAMP 
Considering a classical op-amp, a fully transparent module can be obtained by 
adding 4 switch-transistors in transparent mode Conf= 1. Figure I gives the 
symbollic representation of the configurable op-amp with the additionnal input V T 
and the control input Conf. The configurable op-amp can be used to built a 
follower-integrator. The basic principle of the follower-integrator is given in figure 
2 using a switch capacitor implementation. When the control input Conf=l, the 
op-amp by-pass the passive R and C components and operates as a follower. When 
Conf=O, the op-amp ignores the V T input and operates as an integrator. 
It is well known that the input offset of operational amplifiers can lead to the 
output saturation of pure integrators. In case the error induced by the offset cannot 
A multi-mode signature analyzer for analog and mixed circuits 67 
be tolerated, we have chosen to embed an autozeroing circuitry [Gregorian,86] to 
cancell the offset. Then each integration stage can be modified according to the 
scheme given in figure 2. For simplicity, the module is represented without offset 
cancellation in the following sections. 
Figure 2 The follower-integrator module 
By cascading two follower-integrators, we obtain the Multi-Mode Signature 
Analyzer as illustrated in figure 3. The different modes of operation are controlled 
by vector (Confl,Con£2). When the configuration vector (Confl,Con£2)::00 is 
used, the Multi-Mode Signature Analyzer performs a double integration ani 
implements a multi-frequency ORA. When the configuration vector (Confl,Conf2) 
= 01 or 10 is used, the Multi-Mode Signature Analyzer performs a single 
integration and implements a transient ORA. The detail of these modes are given in 
the following sections. Finally, when the configuration vector (Confl,Conf2) = 11 
is used, the Multi-Mode Signature Analyzer does not perform any integration ani 
implements an analog SCAN register controlled by switchs S 1 and S2. 
Figure 3 The Multi-Mode Signature Analyzer 
3. THE MULTI-FREQUENCY RESPONSE ANALYZER 
3.1. Principle and Implementation 
A multi-frequency ORA is obtained if the configuration vector (Confl,Con£2)=00 
is selected in the multi-mode signature analyzer with S1=S2=1. A signature is 
obtained by computing the time for the output of the second integrator to reach a 
predefined reference voltage (Vref). Assuming Yin= -Vosin(rot+cp) and Vclt=O=O, it 
can be shown that Vmid =- Vo [cosq>-cos(arr+q>)) (1) and 
(J)t" 
v.,., = ~[-sin(at+<'p)+at.cosq>+sinq>) (2) where-r = RC = _c_. (COT) fa:.C .. 
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Considering no phase shift in the circuit under test (cp=O), (2) becomes: 
V..., = Vo)1 [ca- sin( at)] (3) (wr 
Figure 4 shows the integration of a signal with Vo=IV and f=500Hz, with a time 
constant t=8.10-4s. Due to the initial condition V clt=Q=O, the first integration 
results in a signal shifted above analog ground according to (1). Since cp=O, the 
second integration gives an increasing (monotonically) value for Yout· 
-2 L---~·~·~--~~~~~~--~~;~;~~ 
0 0.002 0.004 0.006 0.008 
Figure 4 Double-integration effects for Vo=IV, f=0.5kHz and 1=0.8ms. 
3.2. Fault coverage 
Significant signal deviations result in general in different time signatures. 
Nevertheless, for smaller frequencies and larger input voltages, the time signature 
may be approximately the same for a significant frequency window, leading to a 
limited coverage of parametric (soft) deviations. This loss in fault coverage can be 
alleviated by considering larger time constants. However, increasing 't, although it 
increases soft fault detection, increases also testing time (time required to reach 
Vref). Secondly, it also increases the probability of false rejection. Table 1 
summarizes the influence of 't in the valid input space, in fault detection, false 
rejection and testing time. 
IT est Time Parametric Deviation Valid Input False Rejection 
Detection Space 
'ti i i + T 
't~ -4- -4- T ., 
Table 1 The effects of 't changes. 
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Considering two signals ft (t) and f2(t) of the valid input space, signature aliasing 
occurs when ft(O and f2(t) result in approximately the same time signature: 
:2 f f_{t(t).dt = v,.,' :2 f [il(t).dt = v,.,' (4) ti )) t2 
From equation [3] and neglecting the sin(wjti) terms, equation (4) implies: 
Vot Voz Vot Voz 
-tt=.-h=>-=- (5) 
WI W2 ft /2 
Considering a linear aliasing behaviour as in equation (5), the aliasing can be 
illustrated by means of figure 5. Given a signal (V,t) in the input space, this signal 
is accepted to deviate in voltage/frequency an amount dV/df with respect to the 
nominal value. Considering a frequency deviation as in the case of signal (V ,f) in 
figure 5, all signals within the highlighted cone should then leave the same 
signature. A deviation in voltage is illustrated for signal (V',f) in figure 5. 
Depending on the location of the signal in the input space, the aliasing cone will 
be larger for one type of deviation than the other. 
Giving then a correct signal (V ,f) with its corresponding signature, the probability 
that a faulty signal gives the same signature is the probability of the faulty signal 
falling within the aliasing cones. Considering that the faulty signal has the same 
probability of being anywhere in the input space, this can be calculated as follows. 
v ' 
V' .. 
I 
f f' fmax 
Figure S Aliasing probability computation. 
In the case of the frequency deviation cone for (V ,t), the probability of aliasing is 
given by: 
fi~f.f.dV r-· 2.8f.V ~: dV 2.f{ V mu' 
Pu..,.-t_-• = = , Pllial--.-• = ----= bf. /mu.Vruu JW&J<.Vm.. Vm .. ' 2 
In the case of the voltage deviation cone for (V',f), the probability of aliasing 
gives: 
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J.'2.tSV. v .df 2.cW f-. 
Pu•·---= 0 =----=cW. f ..... v.... t-· 2 
Depending on the location of the signal, the size of its aliasing cone will be 
different, but figure 5 illustrates the worst cases for frequency and voltage 
deviations. For any signal, the worst case aliasing probability is then given by: 
P.-..-.-. = max(q,cW) (6) 
Then, assuming that deviations of ±5% are accepted for the nominal frequency arxl 
nominal voltage, the probability of aliasing in the worst case given by equation (6) 
will be 0.05. Finally, let us consider faults in the signature analyzer structure. In 
order to analyse the mutual influence oft, w and t, let us isolate t in equation (3) 
for Yout=Vref and derive the resulting expression with respect to t. Then, 
neglecting the term sin(wt), we obtain: !!!.._ = 2 V," m (7) 
6-r Vo 
According to (7), the time signature t is more sensitive to t variations for large 
values of w (that justifies neglecting sin(wt)) and large values of t. Then, in onb' 
to ensure a good coverage of the signature analyzer faults, very low frequencies 
should be avoided. 
3.3. Experimental Results 
A discrete version of the switched-capacitor multifrequency signature analyser wa~ 
used for testing the biquad filter of figure 6. The signature analyser was 
implemented in protoboard wiLh Cos=2.2nF and C=22nF. The power supplies were 
set at +5V and -5V. 
Out(t) 
Figure 6 The circuit under test. 
Two frequencies were applied to the circuit under test, ft=721Hz and f2=1442Hz. 
The fault set coosidered includes large deviations (-50% and +100%) of passive 
components. In order to reproduce in practice the simulation conditions of figure 4, 
signature analysis starts when, following a falling pass-by-zero of the test signal, 
the precomputed delay for the fault-free signal to reach analog ground ellapses. The 
consideration of this delay is not required in normal test application. The signature 
computation ends when the analyser comparator signals that a threshold voltage 
Vrer=+4V was reached. Then the integration capacitors (C) are reset (Init=l in both 
integration stages), the signature analyser input is disconnected from the filter 
output, and the analyser input is grounded. This procedure is performed cyclically in 
order to provide the oscilloscope with periodic waveforms. Figures 7(a and b) show, 
A multi-mode signature analyzer for analog and mixed circuits 71 
from top to bottom, the signals at the input of the analyser (Vin) and at the outputs 
of the frrst (V mid) and the second integrator (V out>. obtained for the fault-free 
biquad at 721Hz and 1442Hz respectively. 
The experiments with the faulty filter consisted firstly in injecting component 
deviations of+ 100% and -50% (2.Ci, Cj/2, 2.Ri, and Ri/2) into the circuit and in 
computing time signatures. A 100% coverage is ochieved for these passive 
component faults. The results obtained for the faults R6f2 and C1/2 are presented in 
figures 7(c and d). Fault R()/2 is detected at 721Hz and remains undetected at 
1442Hz; fault C1/2 is detected at 1442Hz and remains undetected at 721Hz. From 
the analysis of the signals Vin (top), Vmid (middle) and Vout (bottom), it is clear 
that different signatures are obtained for phase and amplitude deviations. 
Secondly, although the precomputed frequencies originally did not consider the 
detection of small component deviations, deviations of ±20% from the nominal 
values of resistors and capacitors were considered in our experiments. The fault 
coverage decreased slightly, especially due to components to which the filter output 
voltage is less sensitive for the frequencies applied. This is the case of capacitor 
Cl. If other nodes are observed and/or other test frequencies are applied, better 
sensitivity figures may be obtained. Finally, all faults injected into the signature 
analyser (switch shorts and opens, and capacitor deviations) were also detected. 
(a) fault-free biquad at 721Hz (b) fault-free biquad at 1442Hz 
(c) faulty biquad (RJ2) at 721Hz (d) faulty biquad (C1/2) at 1442Hz 
Figure 7 Filter test results: Vjn (top), Vmid (middle) and Vout (bottom). 
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4. THE TRANSIENT RESPONSE ANALYZER 
4.1. Principle and Implementation 
A transient ORA is obtained if the configuration vector (Confl,Conf2)= 01 or 10 is 
selected in the multi-mode signature analyzer. When the Multi-Mode Signature 
Analyzer is configured with vector 01, the first stage corresponds to an integrator 
and the second one to a follower. The integrator implements the transient response 
compaction function, the follower is not absolutely required. However, the follower 
can be used after compaction to memorize the Analog Signature. The two switches 
in figure 3 controlled by S 1 and Init are used for initialization and integration time 
control purposes. 
The proposed transient ORA can be considered as an analog counterpart to the 
cumulative addition technique used by digital signature analyzers [Rajski, 92]. In 
integration mode (Sl=l and Init =0), the integration function is performed with a 
time constant RC. If the integration mode is held for a time interval [0; Til• the 
output value at the end of the integration time Vout{Tj) is equal to: 
DS = Ot+ 02+ ... +On => AS= Vout(Ti) =- (1/RC} I Vin(t) dt 
4.2. Fault Coverage 
To validate the implementation of the Multi-Mode Signature Analyzer in transient 
response compaction mode, the second order Sallen-Key filter of figure 8 has been 
studied. The validation is performed by SPICE simulations using a filter 
implementation with passive components in order to simulate hard faults on the 
passive components. Using a catastrophic fault model including 4 faults per MOS 
transistor (gate-drain and gate-source shorts, opens on drain and source contacts) 
together with 2 faults per passive component (short and open on resistances alll 
capacitances), we determine the fault covemge of the filter. This fault coverage is 
calculated processing either the transient response O(t) during the test interval, or 
the analog signature AS delivered by the analyzer at the end of the test time. The 
input test stimulus is a pulse signal. This type of test stimulus has been identified 
as very efficient and is widely used for test purpose {Evans,90 - Alqutayri,92]. 
C2 
l"c1 
Figure 8 Second Order Sallen-Key Filter 
Under these conditions, using a classical tolerance of 10% around the nominal 
response of the filter, 41 of 48 faults are detected when processing the transient 
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response. This off-chip time-domain analysis gives a fault coverage FCref equal 
to: FCref = 85.4%. 
In a second step, the fault coverage is established using the analog signature 
analyzer. The analyzer input is directly connected to the output node of the filter. 
Fault detection is then determined by a single comparison between the signature 
generated for faulty circuits and the pre-determined fault-free one, taking into 
account the same tolerance of 10%. Simulation results demonstrate that 40 of 48 
faults are detected, that corresponds to a fault coverage FC AS equal to: FC AS = 
83.3%. Comparison between time-domain and signature analysis results shows 
that among the 41 faults normally detected when processing the transient response 
O(t), 40 faults are detected when observing the analog signature AS. So, for this 
example, the aliasing problem occurs for only one fault of the list. This result 
points out that the continuous integration function can be considered as an efficient 
analog compression technique and that the proposed implementation of the analyzer 
perfectly works. 
4.3. Improvement 
On the basis of the analog signature analyzer presented above, we define a 
multiple-input module. Indeed, the analyzer is based on the classical opamp 
integrator and this integrator exists in both single and multiple-input versions. 
So, it is easy to define a multiple-input signature analyzer implementation, as 
described in figure 9. During the integration mode (Sl=l and Init=O), all the input 
signals Yin 1, Vin2, ... , Vinn are integrated and the output signal Vout(t) is 
expressed by the following equation: AS= Vout(Ti) = -I. (1/RiC) J Vini(t) dt 
The area overhead induced by the replacement of a single-input analyzer by a 
multiple-input one is very low: it is sufficient to ~ one resistor and one switch 
per additional input, a single opamp and a single capacitor being required to perform 
the integration. 
Figure 9 Multiple-Input Analog Signature Analyzer 
This multiple-input signature analyzer can be considered as the analog counterpart 
to the digital Multiple-Input Shift Register (MISR). Analog circuits often present 
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few output pins, and frequently a single output pin (for example when dedicated to 
filtering applications). Considering a single output circuit, the interest of the 
Multiple-Input Analyzer consists in the observation of additionnal internal nodes. 
In fact, in this situation the multiple-input analyzer OOds some extra observation 
points in the circuit, thus increasing the global observability. Observability is 
commonly accepted as one of the most important attribute of the testability, and 
so, by increasing the observability, we make the circuit more testable. 
To illustrate this idea, we study the fault coverage achieved for the previous 
Sallen-Key filter using a 2-input signature analyzer. One input of the module is 
used to process the filter output node and the other constitutes the additional 
observation point. Obviously, this point has to be judiciously chosen to be able to 
get an increase in fault coverage. Starting with the remark that all the non-detected 
faults are faults inside the opamp, the additional observation point is chosen as an 
internal node of the opamp. So, the two analyzer inputs are connected to (i) the 
output node of the filter and (ii) the output node of the opamp differential stage. 
The SPICE simulations show that the new fault coverage FC AS* is equal to: 
FCAS* = 97.9%. 
Keeping in mind that the reference fault covemge achieved by an off-chip time-
domain analysis is equal to FCref=85.4%, we note a very significant increase when 
using the multiple-input analyzer. It has to be emphasized that usually, when 
using signature analysis techniques, the problem is to minimize the number of 
error masking phenomena in order to obtain a fault coverage as close as possible to 
the fault coverage achieved by an external test. With the multiple-input analog 
analyzer, not only we can partially overcome aliasing problems by introducing 
redundancy but also, we permit an improvement of the fault covemge. This 
solution consequently goes beyond the classical objectives of signature analysis 
techniques. 
5. CONCLUSIONS 
Similarly to the digital world, in the analog domain the off-chip analysis of output 
test responses requires a test equipment capable of extracting a high volume of data 
from the circuit under test and capable of properly processing these data. This kind 
of equipment is in general very expensive and takes a relatively long time to extract 
and process the test data. Those costs can be drastically reduced if a built-in output 
response analyser is used to perform test data compaction on-chip. Then a simple 
comparison of the computed analog signature to a reference value can provide a 
go/no-go indication outside the chip. 
In this paper a multi-mode signature analyser is proposed to be built into analog 
and mixed-signal integrated circuits. The analyser circuitry is based on analog 
integrators and can perform transient (with one integrator) and frequency (with two 
integrators) response compaction. The area overhead incurred can be very low, since 
the same signature analyser can be shared by several analog macros. Besides that, 
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whenever integrators are available on-chip for functional purposes, they can be 
shared with the testing circuitry. 
Experiments carried on a Sallen-Key (transient response compaction) and on a 
biquad filter (frequency response compaction) showed that a very high covemge of 
catastrophic and parametric faults can be obtained by using the proposed multi-
mode signature analyser. It was also pointed out that existing aliasing problems can 
be alleviated by enhancing the observability of the circuit under test using the same 
signature analyser. In addition, the effects of the operational amplifiers offset on the 
integration stages were shown to be cancelled by an autozeroing circuitry. 
Given the results above, one can conclude that the testability of analog and mixed-
signal circuits can be greatly improved by using the multi-mode signature analyser 
proposed in this paper. This improvell\ent can be achieved at a rather low cost when 
compared to the prices of commercially available test equipments. 
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